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Abstract: We present a design of a fast all-optical core-node processor that performs packet-forwarding in 
optical networks without header-modification. The design is based on bit-serial architecture using TOADs as 
logic-gates that perform modulo-arithmetic to forward packets. 
OCIS codes: (060.4250) Networks, (200.3760) Logic-based optical processing 
1. Introduction 
Mukiprotocol-Lamba-Switching has emerged as an elegant solution to meet the bandwidth-management and 
service-requirements for next-generation IP-based backbone-networks. This label-swapping approach is a minor 
concern in electrical core-nodes but remains a challenge to future optical core-nodes because packet-header 
modification is necessary. Therefore, a packet-fonvarding scheme without any label-swapping for optical-networks 
known as the key- ident~cut ion-sche~e~IS)  has been proposed [ 11. In KIS, the path through the network could be 
chosen by-simply computing a lubel(L) at the ingress node, which could then be used to make routing decisions. A 
modular-arithmetic is performed electronically at the edge-nodes to compute the route-specific label based on two 
amys containing the ou@ut-ports(P) of the traversed nodes and the node-spec@c-keys(N) of the network. The 
packets are then routed through the network by performing the following opemtion at each core-node: 
(1) 
Tlus scheme is depicted in Fig-1. Previously, we presented an all-optical core-node processor that performs eqn.(l) 
for packet-fonvarding without any header-modification [2]. The design was based on a bit-serial archtecture using 
TOADS [3] that realize AND, NOT and XOR logic-functions. A similar module of the processor has already been 
demonstrated [4] but the most challengng part remains to be the one-bit-delay optical flip-flop that may require 
photonic-integrated-circuit technology. In the basic design, the processor performs subsequent subtractions until an 
overflow is detected. However, the processing-time becomes prohibitively high if the difference between label and 
key is large, a situation that arises in a densely connected network. 
2. All-optical design 
A new design is presented here that improves the processing-time significantly as the label >> key. The overall 
archtecture of the modulo-processor and its new modules are shown in Figs-2 and 3. The new design employs a 
shift-register to perform binary-multiplication before each subtraction. It also has comparator-logic-module that 
makes a decision whether to allow a subtraction. This method resembles the commonly known long integer-division 
method. This means that the processor could easily be modified into an optical-divider by keeping track of the 
number of subtractions performed. Previously, in the basic design, the total processing-time depends on the value of 
the key but here in the new design, the processing-time is fixed for a given rn-bit label, which may be of another 
added advantage. The new design requires around the same number of gates compared to the previous design. We 
modeled the modulo-processor on a custom-written CAD-simulator based on an analytical TOAD model [5 ] .  
3. Results 
Fig-4 shows the simulated bit-sequence of the fast-processor, where some amplitude-modulation is observed in 
(b) but the thresholding function of the gates suppresses this effect. Fig-5 shows the improved processing speed of 
the new modulo-processor design as compared to the basic design. The processing task scales up exponentially for 
the basic-processor while it is only quadmtic for the fast-processor. 
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